

PAT-NO: JP401273152A  
DOCUMENT-IDENTIFIER: JP 01273152 A  
TITLE: CACHE MEMORY CONTROL SYSTEM  
PUBN-DATE: November 1, 1989

INVENTOR-INFORMATION:

NAME

ITO, HIROMICHI  
KOBAYASHI, SHIGEO  
SEKI, YUKIHIRO  
YAMAGAMI, HAJIME  
KOBAYASHI, HITOSHI  
MASUKO, ATSUSHI

ASSIGNEE-INFORMATION:

NAME

HITACHI LTD  
HITACHI VIDEO ENG CO LTD

COUNTRY

N/A

N/A

APPL-NO: JP63100329

APPL-DATE: April 25, 1988

INT-CL (IPC): G06F012/08, G06F012/08

ABSTRACT:

PURPOSE: To decide hit/mishit at a high speed when an address tag part becomes an address conversion object by providing a means for generating the error detecting information corresponding to a converted address in parallel with an address conversion.

CONSTITUTION: A value of a bank register 14 is set prior to an access which has used a bank mechanism. At the time of setting it, a

parity bit to the value of the bank register 14 is also set by a parity generator 13. On the other hand, the parity generator 13 for generating a parity bit from an address tag part before the conversion generates the parity bit in parallel with decoding an address for the address conversion. As a result of decoding the address, a selector 7 selects a parity bit to a value of the bank register 14 if it is a bank area, and selects a parity bit which has been generated from an address tag part 33 before the conversion if it is not the bank area. In such a way, a parity bit to the address tag part 33 which has been converted can be obtained.

COPYRIGHT: (C)1989,JPO&Japio